

FIG. 1





FIG. 2






FIG. 3A

345




FIG. 3B

385




FIG. 3C

395




FIG. 3D


FIG. 4

TABLE 400

XAUI Protocol		
Received From Out of Bus	Communicated Within Bus	Transmitted to Out of Bus
40 data bits	40 data bits	80 data bits
4 link bits	4 link bits	
4 lock bits	4 lock bits	
4 clock bits	4 clock bits	4 clock bits
4 fast clock bits	4 fast clock bits	
1 CLOCK MODE SELECT bit	1 CLOCK MODE SELECT bit	

CDL Protocol		
Received From Out of Bus	Communicated Within Bus	Transmitted to Out of Bus
40 data bits	40 data bits	80 data bits
4 link bits	4 link bits	4 link bits
4 lock bits	4 lock bits	4 lock bits
4 clock bits	4 clock bits	4 clock bits
4 fast clock bits	4 fast clock bits	
1 CLOCK MODE SELECT bit	1 CLOCK MODE SELECT bit	

XGMII Protocol		
Received From Out of Bus	Communicated Within Bus	Transmitted to Out of Bus
40 data bits	80 data bits	40 data bits
4 lock bits	4 lock bits	
4 clock bits	4 clock bits	4 clock bits
3 MODE SELECT bits		
1 DIFFERENTIAL CLOCK MODE SELECT bit	1 CLOCK MODE SELECT bit	4 output enable bits



E. XAVI 502




FIG. 6

E_{1.1} 506




FIG. 7

E_{1.4} 516




FIG. 8

H₂ 324




FIG. 9




FIG. 10




FIG. 11

TRANSMITTER CIRCUIT




FIG. 12

FIG. 13B
1380

Output	N_1	N_2	N_3	N_4	N_5	N_6	N_7	N_8
N_9	N_{10}	N_{11}						
0	0	0						
0	0	1						
0	1	0						
0	1	1						
0	1	0						
1	0	0						
1	0	1						
1	1	0						
1	1	1						
1	1	1						




FIG. 13 A

B.I. 1030




FIG. 14

FIG. 15A

1500A







FIG. 15B


1500B




1504B




1506B




1508B




1510B




1512B




1514B



1516B



1518B



1520B

TRANSMITTER REGISTER MULTIPLEXER 1012




FIG. 16

H.322




FIG. 17.




FIG. 18

RECEIVER PAD MULTIPLEXER 1902




FIG. 19

E.I 1818




FIG. 20

FIG. 21A

2100A





FIG. 21B

2100B






FIG. 22

FIG. 23

2300

2302 Receive the Signal at a First Cross Link Multiplexer
of the Cross Link Multiplexer Bus

2304 Convey the Signal From the First Cross Link Multiplexer
in a First Direction Toward a Second Cross Link Multiplexer
of the Cross Link Multiplexer Bus

2306 Convey the Signal From the First Cross Link Multiplexer
in a Second Direction Toward
the Second Cross Link Multiplexer

2308 Receive the Signal From the First Cross Link Multiplexer
in the First Direction at a Third Cross Link Multiplexer
of the Cross Link Multiplexer Bus

2310 Convey the Signal From the Third Cross Link Multiplexer
in the First Direction Toward
the Second Cross Link Multiplexer

2312 Receive the Signal at the Second Cross Link Multiplexer
From a Third Cross Link Multiplexer
of the Cross Link Multiplexer Bus

2314 Transmit the Signal From the Second Cross Link Multiplexer

FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28

2800

2802 Convey a First Bit of a Character of a Signal
 Through a First Interconnect
 of the Plurality of Substantially Parallel Interconnects

2804 Convey a Second Bit of the Character of the Signal
 Through a Second Interconnect
 of the Plurality of Substantially Parallel Interconnects

2806 Convey a Power Supply Voltage
 Through a Third Interconnect
 of the Plurality of Substantially Parallel Interconnects

FIG. 29

